mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-05 22:14:08 +00:00
Code Activity

Use "multiclock on" option in dpmem.sby example

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2018-05-12 17:21:00 +02:00
parent d24d7e1aef
commit 983f066445
1 changed files with 1 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
docs/examples/multiclk/dpmem.sby
View file

@ -1,6 +1,7 @@
[options]
mode bmc
depth 15
multiclock on
[engines]
smtbmc
@ -9,8 +10,6 @@ smtbmc
read_verilog -sv -formal dpmem.sv
prep -nordff -top top
chformal -early -assume
clk2fflogic
opt_clean
[files]
dpmem.sv