mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-11 00:13:33 +00:00
Code Activity

btor2aiger: Initial version

Browse source 
Add `btor_aig` option, which uses `model("btor_nomem")` and btor2aiger to generate an aiger file via btor.
Seems to run fine, until it tries to access design_aiger.ywa for trace conversion.
This commit is contained in:
Krystine Sherwin 2024-04-06 13:40:00 +13:00
parent b84cd93ea0
commit 9236b8420e
No known key found for this signature in database
1 changed files with 16 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

16
sbysrc/sby_core.py
View file

@ -1150,6 +1150,21 @@ class SbyTask(SbyConfig):
return [proc]
if model_name == "aig" and self.opt_btor_aig:
#TODO: split .aim from .aig?
#TODO: figure out .ywa
# Going via btor seems to lose the seqs, not sure how important they are
btor_model = "btor_nomem"
proc = SbyProc(
self,
"btor_aig",
self.model(btor_model),
f"""cd {self.workdir}/model; btor2aiger design_{btor_model}.btor > design_aiger.aig"""
)
proc.checkretcode = True
return [proc]
if model_name == "aig":
with open(f"{self.workdir}/model/design_aiger.ys", "w") as f:
print(f"# running in {self.workdir}/model/", file=f)
@ -1279,6 +1294,7 @@ class SbyTask(SbyConfig):
self.handle_bool_option("aigfolds", False)
self.handle_bool_option("aigvmap", False)
self.handle_bool_option("aigsyms", False)
self.handle_bool_option("btor_aig", False)
self.handle_str_option("smtc", None)
self.handle_int_option("skip", None)