mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-26 23:15:50 +00:00
Code Activity

Add note on docs to clarify verific support

Browse source 
Having a verific license does not provide access to the verific frontend. This helps to make that clearer.
This commit is contained in:
Krystine Sherwin 2024-05-14 12:25:29 +12:00
parent 641d5d55fa
commit 7f1853bd78
No known key found for this signature in database
3 changed files with 20 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

8
docs/source/verilog.rst
View file

@ -20,10 +20,10 @@ within the core.
`endif
endmodule
The ``bind()`` operator can also be used when using the Verific front end.
This will provide an option to attach formal properties to a given piece
of logic, without actually modifying the module in question to do so as
we did in the example above.
The ``bind()`` operator can also be used when using the Verific front end. This
will provide an option to attach formal properties to a given piece of logic,
without actually modifying the module in question to do so as we did in the
example above. Refer to :doc:`verific` for more on the Verific front end.
SystemVerilog Immediate Assertions
----------------------------------