mirror of
https://github.com/YosysHQ/sby.git
synced 2025-07-17 20:16:42 +00:00
Add dpmem multiclk example
This commit is contained in:
parent
82f394260a
commit
770c6441d8
3 changed files with 78 additions and 0 deletions
17
docs/examples/multiclk/dpmem.sby
Normal file
17
docs/examples/multiclk/dpmem.sby
Normal file
|
@ -0,0 +1,17 @@
|
|||
[options]
|
||||
mode bmc
|
||||
depth 15
|
||||
|
||||
[engines]
|
||||
smtbmc
|
||||
|
||||
[script]
|
||||
read_verilog -sv -formal dpmem.sv
|
||||
prep -nordff -top top
|
||||
memory_map
|
||||
chformal -early -assume
|
||||
clk2fflogic
|
||||
opt_clean
|
||||
|
||||
[files]
|
||||
dpmem.sv
|
Loading…
Add table
Add a link
Reference in a new issue