mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2026-07-04 10:36:11 +00:00
Code Activity

use aigmap instead of abc for AIG mapping

Browse source
This commit is contained in:
Lofty 2026-03-23 11:40:18 +01:00
parent 268502844e
commit 6d855c1090
2 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
sbysrc/sby_core.py
View file

@ -1269,7 +1269,7 @@ class SbyTask(SbyConfig):
print("formalff -clk2ff -ff2anyinit", file=f) print("formalff -clk2ff -ff2anyinit", file=f)
print("simplemap", file=f) print("simplemap", file=f)
print("dffunmap", file=f) print("dffunmap", file=f)
print("abc -g AND -fast", file=f) print("aigmap", file=f)
print("opt_clean", file=f) print("opt_clean", file=f)
print("stat", file=f) print("stat", file=f)
print(f"write_aiger -I -B -zinit -no-startoffset {'-vmap' if self.opt_aigvmap else '-map'} design_aiger.aim" + print(f"write_aiger -I -B -zinit -no-startoffset {'-vmap' if self.opt_aigvmap else '-map'} design_aiger.aim" +

2
tools/cexenum/cexenum.py
View file

@ -289,7 +289,7 @@ class AigModel(tl.process.Process):
"formalff -clk2ff -ff2anyinit", "formalff -clk2ff -ff2anyinit",
"simplemap", "simplemap",
"dffunmap", "dffunmap",
"abc -g AND -fast", "aigmap",
"opt_clean", "opt_clean",
"stat", "stat",
"write_rtlil design_aiger.il", "write_rtlil design_aiger.il",