mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-10-29 04:00:03 +00:00
Code Activity

Add cycle_width option for sim's new -width option

Browse source
This commit is contained in:
Jannis Harder 2025-10-20 14:57:38 +02:00
parent dbbc25a139
commit 6d0a1ed960
3 changed files with 8 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

3
docs/source/reference.rst
View file

@ -160,6 +160,9 @@ options are:
| ``fst`` | All | Generate FST traces using Yosys's sim command. |
| | | Values: ``on``, ``off``. Default: ``off`` |
+-------------------+------------+---------------------------------------------------------+
| ``cycle_width`` | All | Cycle width used by Yosys's sim command. |
| | | Values: even numbers >= 2. Default: ``10`` |
+-------------------+------------+---------------------------------------------------------+
| ``aigsmt`` | All | Which SMT2 solver to use for converting AIGER witnesses |
| | | to counter example traces. Use ``none`` to disable |
| | | conversion of AIGER witnesses. Default: ``yices`` |