mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-06 14:24:08 +00:00
Code Activity

Fix typo

Browse source
This commit is contained in:
Clifford Wolf 2017-01-30 12:31:53 +01:00
parent 8aaf40d54c
commit 6b23046d3f
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
docs/source/quickstart.rst
View file

@ -70,7 +70,7 @@ fail because the output directory ``demo/`` already exists.)
Time for a simple exercise: Modify the design so that the property is false Time for a simple exercise: Modify the design so that the property is false
and the offending state is reachable within 100 cycles. Re-run ``sby`` with and the offending state is reachable within 100 cycles. Re-run ``sby`` with
the modified design and see if the proof now fails. Inspect the counter example the modified design and see if the proof now fails. Inspect the counterexample
trace (``.vcd`` file) produced by ``sby``. (`GTKWave <http://gtkwave.sourceforge.net/>`_ trace (``.vcd`` file) produced by ``sby``. (`GTKWave <http://gtkwave.sourceforge.net/>`_
is an open source VCD viewer that you can use.) is an open source VCD viewer that you can use.)