mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2026-02-22 03:07:38 +00:00
Code Activity

Add formal_bind example

Browse source 
Demonstrate binding SVA properties to a VHDL design.
Mention example code (with snippets) in section on Verific.
This commit is contained in:
Krystine Sherwin 2024-03-05 15:29:08 +13:00
parent 5c649c8e75
commit 549c5f33f5
No known key found for this signature in database
5 changed files with 89 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
docs/examples/vhd/.gitignore vendored Normal file
View file

@ -0,0 +1 @@
formal_bind*/