mirror of
https://github.com/YosysHQ/sby.git
synced 2025-07-18 04:26:44 +00:00
Update remaining quickstart examples
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
parent
45a11da8ea
commit
2fa29974dd
7 changed files with 22 additions and 14 deletions
|
@ -1,13 +0,0 @@
|
|||
module top (
|
||||
input clk,
|
||||
input [7:0] din
|
||||
);
|
||||
reg [31:0] state = 0;
|
||||
|
||||
always @(posedge clk) begin
|
||||
state <= ((state << 5) + state) ^ din;
|
||||
end
|
||||
|
||||
cover property (state == 'd 12345678);
|
||||
cover property (state == 'h 12345678);
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue