mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-05 14:04:07 +00:00
Code Activity

Delete $print cells in the backend flows

Browse source 
They are only useful and supported for the simulation that is run with
the output of the prep flow, not the output of the backend flows.
This commit is contained in:
Jannis Harder 2024-01-22 18:10:00 +01:00
parent 130aa37ed1
commit 1eeb6f3f0b
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
sbysrc/sby_core.py
View file

@ -1055,6 +1055,7 @@ class SbyTask(SbyConfig):
print(f"# running in {self.workdir}/model/", file=f)
print(f"""read_ilang design_prep.il""", file=f)
print("hierarchy -smtcheck", file=f)
print("delete */t:$print", file=f)
print("formalff -assume", file=f)
if "_nomem" in model_name:
print("memory_map -formal", file=f)
@ -1088,6 +1089,7 @@ class SbyTask(SbyConfig):
print(f"# running in {self.workdir}/model/", file=f)
print(f"""read_ilang design_prep.il""", file=f)
print("hierarchy -simcheck", file=f)
print("delete */t:$print", file=f)
print("formalff -assume", file=f)
if "_nomem" in model_name:
print("memory_map -formal", file=f)
@ -1122,6 +1124,7 @@ class SbyTask(SbyConfig):
with open(f"{self.workdir}/model/design_aiger.ys", "w") as f:
print(f"# running in {self.workdir}/model/", file=f)
print("read_ilang design_prep.il", file=f)
print("delete */t:$print", file=f)
print("hierarchy -simcheck", file=f)
print("formalff -assume", file=f)
print("flatten", file=f)