mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-27 23:45:50 +00:00
Code Activity

Improve documentation

Browse source
This commit is contained in:
Clifford Wolf 2017-01-29 17:10:17 +01:00
parent 062aae5822
commit 1a574ce24a
6 changed files with 148 additions and 36 deletions
Download patch file Download diff file Expand all files Collapse all files

15
docs/examples/quickstart/demo.v Normal file
View file

@ -0,0 +1,15 @@
module demo (
input clk,
output [5:0] counter
);
reg [5:0] counter = 0;
always @(posedge clk) begin
if (counter == 15)
counter <= 0;
else
counter <= counter + 1;
end
assert property (counter < 32);
endmodule