mirror of
https://github.com/YosysHQ/sby.git
synced 2026-06-01 16:57:53 +00:00
Add some docs for "prove" mode
This commit is contained in:
parent
ffeee1a11f
commit
1410ac4d49
6 changed files with 82 additions and 3 deletions
|
|
@ -7,7 +7,7 @@ hardware verification flows. SymbiYosys provides flows for the following
|
|||
formal tasks:
|
||||
|
||||
* Bounded verification of safety properties (assertions)
|
||||
* Unbounded verification of safety properties [TBD]
|
||||
* Unbounded verification of safety properties
|
||||
* Generation of test benches from cover statements [TBD]
|
||||
* Verification of liveness properties [TBD]
|
||||
* Formal equivalence checking [TBD]
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue