mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-27 07:25:51 +00:00
Code Activity

Fix bug in /examples/quickstart/prove.v

Browse source
This commit is contained in:
Clifford Wolf 2017-01-31 09:12:31 +01:00
parent 1410ac4d49
commit 0a1f207ab5
1 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

8
docs/examples/quickstart/prove.v
View file

@ -22,7 +22,7 @@ module demo (
output reg [7:0] dout
);
reg [7:0] buffer;
reg [2:0] state;
reg [1:0] state;
always @(posedge clk) begin
if (reset) begin
@ -30,17 +30,17 @@ module demo (
state <= 0;
end else
case (state)
3'b 001: begin
0: begin
buffer <= din;
state <= 1;
end
3'b 010: begin
1: begin
if (buffer[1:0])
buffer <= buffer + 1;
else
state <= 2;
end
3'b 100: begin
2: begin
dout <= dout + buffer;
state <= 0;
end