NLnet 2024-12-324 Translate the procedural model to use actual synthesizeable HDL. #14

Open
opened 2025-08-26 07:06:13 +00:00 by programmerjake · 0 comments

Issue for tracking progress of a subtask of NLnet grant 2024-12-324:

  • Translate the procedural model to use actual synthesizeable HDL.

    Required skills: CPU design, HDL, Rust

Issue for tracking progress of a subtask of [NLnet grant 2024-12-324](https://git.libre-chip.org/libre-chip/grant-tracking/src/branch/master/nlnet-2024-12-324/progress.md): - Translate the procedural model to use actual synthesizeable HDL. Required skills: CPU design, HDL, Rust <!-- add additional content here if you like -->
programmerjake added this to the NLnet 2024-12-324 Libre-Chip's First CPU Architecture And Formal Proof of No Spectre bugs project 2025-08-26 07:06:13 +00:00
Sign in to join this conversation.
No labels
No milestone
No assignees
1 participant
Notifications
Due date
The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Reference: libre-chip/grant-tracking#14
No description provided.