.. |
_docs
|
change register names to end in _reg by convention
|
2024-10-06 18:50:09 -07:00 |
expr
|
add more expr casts
|
2024-11-27 01:30:28 -08:00 |
intern
|
initial public commit
|
2024-06-10 23:09:13 -07:00 |
module
|
working on deduce_resets
|
2024-11-26 21:26:56 -08:00 |
sim
|
WIP adding VCD output
|
2024-11-20 22:53:54 -08:00 |
util
|
WIP adding VCD output
|
2024-11-20 22:53:54 -08:00 |
_docs.rs
|
add missing copyright headers
|
2024-09-22 15:30:05 -07:00 |
annotations.rs
|
make annotations easier to use
|
2024-10-01 19:54:17 -07:00 |
array.rs
|
get #[hdl] struct S<A: KnownSize, B: KnownSize> to work
|
2024-10-11 17:30:49 -07:00 |
bundle.rs
|
add PhantomData as a hdl bundle
|
2024-10-10 20:48:09 -07:00 |
cli.rs
|
always write formal cache json
|
2024-11-20 22:51:40 -08:00 |
clock.rs
|
make ClockDomain and Reg generic over reset type
|
2024-11-26 20:47:03 -08:00 |
enum_.rs
|
clean up some clippy warnings
|
2024-10-07 21:49:18 -07:00 |
expr.rs
|
make ClockDomain and Reg generic over reset type
|
2024-11-26 20:47:03 -08:00 |
firrtl.rs
|
make ClockDomain and Reg generic over reset type
|
2024-11-26 20:47:03 -08:00 |
formal.rs
|
queue formal proof passes!
|
2024-10-03 23:07:14 -07:00 |
int.rs
|
Merge remote-tracking branch 'origin/master' into adding-simulator
|
2024-11-26 21:28:22 -08:00 |
intern.rs
|
remove interning contexts
|
2024-10-07 21:33:56 -07:00 |
lib.rs
|
WIP adding simulator
|
2024-11-20 22:53:54 -08:00 |
memory.rs
|
clean up some clippy warnings
|
2024-10-07 21:49:18 -07:00 |
module.rs
|
make ClockDomain and Reg generic over reset type
|
2024-11-26 20:47:03 -08:00 |
prelude.rs
|
add Bundle and Enum to prelude
|
2024-10-14 17:47:58 -07:00 |
reg.rs
|
make ClockDomain and Reg generic over reset type
|
2024-11-26 20:47:03 -08:00 |
reset.rs
|
make ClockDomain and Reg generic over reset type
|
2024-11-26 20:47:03 -08:00 |
sim.rs
|
make ClockDomain and Reg generic over reset type
|
2024-11-26 20:47:03 -08:00 |
source_location.rs
|
reformat messy code that rustfmt doesn't format
|
2024-07-10 23:34:41 -07:00 |
testing.rs
|
queue formal proof passes!
|
2024-10-03 23:07:14 -07:00 |
ty.rs
|
remove interning contexts
|
2024-10-07 21:33:56 -07:00 |
util.rs
|
WIP adding VCD output
|
2024-11-20 22:53:54 -08:00 |
wire.rs
|
simple combinatorial simulation works!
|
2024-11-20 22:53:54 -08:00 |