programmerjake/website
1
0
Fork 0
forked from libre-chip/website
Code Pull requests Activity

fix subheader sizes

Browse source
This commit is contained in:
Jacob Lifshay 2024-11-28 21:09:23 -08:00
parent 3c95a13995
commit 67d6d929e4
Signed by: programmerjake
SSH key fingerprint: SHA256:HnFTLGpSm4Q4Fj502oCFisjZSoakwEuTsJJMSke63RQ
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/grants/nlnet-first.md
View file

@ -30,13 +30,13 @@ TODO, come up with estimated budgets.
## Compare with existing/historical efforts
# UPEC, as described in "An Exhaustive Approach to Detecting Transient Execution Side Channels in RTL Designs of Processors"
### UPEC, as described in "An Exhaustive Approach to Detecting Transient Execution Side Channels in RTL Designs of Processors"
<https://arxiv.org/pdf/2108.01979>
According to <https://arxiv.org/pdf/2407.12232>, UPEC is limited in that it only works on a specific conservative mechanism (preventing speculative load instructions from executing untill all prior branches are resolved). Jacob Lifshay's idea, by contrast, should work even if the CPU runs speculative loads before resolving branches, with much less stringient conditions on those loads.
# "RTL Verification for Secure Speculation Using Contract Shadow Logic"
### "RTL Verification for Secure Speculation Using Contract Shadow Logic"
<https://arxiv.org/pdf/2407.12232>