forked from libre-chip/fayalite
126 lines
1.4 KiB
Text
126 lines
1.4 KiB
Text
$timescale 1 ps $end
|
|
$scope module enums $end
|
|
$scope struct cd $end
|
|
$var wire 1 ! clk $end
|
|
$var wire 1 " rst $end
|
|
$upscope $end
|
|
$var wire 1 # en $end
|
|
$var wire 2 $ which_in $end
|
|
$var wire 4 % data_in $end
|
|
$var wire 2 & which_out $end
|
|
$var wire 4 ' data_out $end
|
|
$scope struct b_out $end
|
|
$var string 1 ( \$tag $end
|
|
$scope struct HdlSome $end
|
|
$var wire 1 ) \0 $end
|
|
$var wire 1 * \1 $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$scope struct b2_out $end
|
|
$var string 1 + \$tag $end
|
|
$scope struct HdlSome $end
|
|
$var wire 1 , \0 $end
|
|
$var wire 1 - \1 $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$scope struct the_reg $end
|
|
$var string 1 . \$tag $end
|
|
$scope struct B $end
|
|
$var reg 1 / \0 $end
|
|
$var reg 1 0 \1 $end
|
|
$upscope $end
|
|
$scope struct C $end
|
|
$scope struct a $end
|
|
$var reg 1 1 \[0] $end
|
|
$var reg 1 2 \[1] $end
|
|
$upscope $end
|
|
$var reg 2 3 b $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$enddefinitions $end
|
|
$dumpvars
|
|
0!
|
|
1"
|
|
0#
|
|
b0 $
|
|
b0 %
|
|
b0 &
|
|
b0 '
|
|
sHdlNone\x20(0) (
|
|
0)
|
|
0*
|
|
sHdlNone\x20(0) +
|
|
0,
|
|
0-
|
|
sA\x20(0) .
|
|
0/
|
|
00
|
|
01
|
|
02
|
|
b0 3
|
|
$end
|
|
#1000000
|
|
1!
|
|
#1100000
|
|
0"
|
|
#2000000
|
|
0!
|
|
#3000000
|
|
1!
|
|
#4000000
|
|
1#
|
|
b1 $
|
|
0!
|
|
#5000000
|
|
1!
|
|
b1 &
|
|
sHdlSome\x20(1) (
|
|
sHdlSome\x20(1) +
|
|
sB\x20(1) .
|
|
#6000000
|
|
0#
|
|
b0 $
|
|
0!
|
|
#7000000
|
|
1!
|
|
#8000000
|
|
1#
|
|
b1 $
|
|
b1111 %
|
|
0!
|
|
#9000000
|
|
1!
|
|
b11 '
|
|
1)
|
|
1*
|
|
1,
|
|
1-
|
|
1/
|
|
10
|
|
11
|
|
12
|
|
#10000000
|
|
0!
|
|
#11000000
|
|
1!
|
|
#12000000
|
|
b10 $
|
|
0!
|
|
#13000000
|
|
1!
|
|
b10 &
|
|
b1111 '
|
|
sHdlNone\x20(0) (
|
|
0)
|
|
0*
|
|
sHdlNone\x20(0) +
|
|
0,
|
|
0-
|
|
sC\x20(2) .
|
|
b11 3
|
|
#14000000
|
|
0!
|
|
#15000000
|
|
1!
|
|
#16000000
|