programmerjake/cpu
1
0
Fork 0
forked from libre-chip/cpu
Code Pull requests Activity

implement decoding mcrf

Browse source
This commit is contained in:
Jacob Lifshay 2026-01-23 11:47:06 -08:00
parent 33529a2296
commit 29757a568c
Signed by: programmerjake
SSH key fingerprint: SHA256:HnFTLGpSm4Q4Fj502oCFisjZSoakwEuTsJJMSke63RQ
3 changed files with 11765 additions and 9954 deletions
Download patch file Download diff file Expand all files Collapse all files

24
crates/cpu/src/decoder/simple_power_isa.rs
View file

@ -183,6 +183,8 @@ macro_rules! impl_fields {
impl_fields! { impl_fields! {
#[name = "BF"] #[name = "BF"]
struct FieldBF(FieldCrf); struct FieldBF(FieldCrf);
#[name = "BFA"]
struct FieldBFA(FieldCrf);
#[name = "BA"] #[name = "BA"]
struct FieldBA(FieldCrBit); struct FieldBA(FieldCrBit);
#[name = "BB"] #[name = "BB"]
@ -713,6 +715,24 @@ impl DecodeState {
); );
}); });
} }
// for mcrf
#[hdl]
fn decode_mcrf(&mut self) {
self.decode_scope(|this, (FieldBF(bf), FieldBFA(bfa))| {
connect(
ArrayVec::len(this.output),
1usize.cast_to_static::<Length<_>>(),
);
connect(
this.output[0],
MoveRegMOp::move_reg(
MOpDestReg::new([crf(bf)], []),
[crf(bfa).value],
0i8.cast_to_static::<SInt<_>>(),
),
);
});
}
#[hdl] #[hdl]
fn decode_addi_paddi(&mut self) { fn decode_addi_paddi(&mut self) {
match self.mnemonic { match self.mnemonic {
@ -1483,9 +1503,7 @@ const DECODE_FNS: &[(&[&str], DecodeFn)] = &[
], ],
DecodeState::decode_crand_crnand_cror_crxor_crnor_creqv_crandc_crorc, DecodeState::decode_crand_crnand_cror_crxor_crnor_creqv_crandc_crorc,
), ),
(&["mcrf"], |_state| { (&["mcrf"], DecodeState::decode_mcrf),
// TODO
}),
(&["sc", "scv"], |_state| { (&["sc", "scv"], |_state| {
// TODO // TODO
}), }),

21675
crates/cpu/tests/simple_power_isa_decoder/expected/decode_one_insn.vcd generated
View file

File diff suppressed because it is too large Load diff

20
crates/cpu/tests/simple_power_isa_decoder/test_cases/condition_register.rs
View file

@ -3,9 +3,10 @@
use crate::test_cases::{TestCase, insn_single}; use crate::test_cases::{TestCase, insn_single};
use cpu::{ use cpu::{
instruction::{LogicalFlagsMOp, LogicalFlagsMOpImm, Lut4, MOpDestReg, MOpRegNum}, instruction::{LogicalFlagsMOp, LogicalFlagsMOpImm, Lut4, MOpDestReg, MOpRegNum, MoveRegMOp},
register::PRegFlagsPowerISA, register::PRegFlagsPowerISA,
}; };
use fayalite::prelude::*;
/// covers instructions in PowerISA v3.1C Book I 2.5 Condition Register Instructions /// covers instructions in PowerISA v3.1C Book I 2.5 Condition Register Instructions
pub fn test_cases_book_i_2_5_condition_register(retval: &mut Vec<TestCase>) { pub fn test_cases_book_i_2_5_condition_register(retval: &mut Vec<TestCase>) {
@ -82,4 +83,21 @@ pub fn test_cases_book_i_2_5_condition_register(retval: &mut Vec<TestCase>) {
cr_bit_logical_op!("creqv", 0x4c000242, Lut4::from_fn(|a, b| a == b)); cr_bit_logical_op!("creqv", 0x4c000242, Lut4::from_fn(|a, b| a == b));
cr_bit_logical_op!("crandc", 0x4c000102, Lut4::from_fn(|a, b| a & !b)); cr_bit_logical_op!("crandc", 0x4c000102, Lut4::from_fn(|a, b| a & !b));
cr_bit_logical_op!("crorc", 0x4c000342, Lut4::from_fn(|a, b| a | !b)); cr_bit_logical_op!("crorc", 0x4c000342, Lut4::from_fn(|a, b| a | !b));
macro_rules! mcrf {
($dest:literal, $src:literal; $encoding:literal) => {
retval.push(insn_single(
concat!("mcrf ", $dest, ", ", $src),
$encoding,
None,
MoveRegMOp::move_reg(
MOpDestReg::new_sim(&[MOpRegNum::power_isa_cr_reg_num($dest)], &[]),
[MOpRegNum::power_isa_cr_reg_imm($src).value],
0i8.cast_to_static::<SInt<_>>(),
),
));
};
}
mcrf!(0, 0; 0x4c000000);
mcrf!(5, 7; 0x4e9c0000);
mcrf!(5, 0; 0x4e800000);
} }