forked from libre-chip/cpu
format code
This commit is contained in:
parent
b969249f5f
commit
00ddd602c5
7 changed files with 20 additions and 23 deletions
|
|
@ -4,7 +4,7 @@
|
|||
use cpu::{
|
||||
config::{CpuConfig, UnitConfig},
|
||||
instruction::{AddSubMOp, LogicalMOp, MOp, MOpDestReg, MOpRegNum, OutputIntegerMode},
|
||||
reg_alloc::{reg_alloc, FetchedDecodedMOp},
|
||||
reg_alloc::{FetchedDecodedMOp, reg_alloc},
|
||||
register::{FlagsMode, PRegFlagsPowerISA},
|
||||
unit::{GlobalState, UnitKind},
|
||||
};
|
||||
|
|
@ -12,7 +12,7 @@ use fayalite::{
|
|||
assert_export_firrtl,
|
||||
firrtl::ExportOptions,
|
||||
prelude::*,
|
||||
sim::{time::SimDuration, vcd::VcdWriterDecls, Simulation},
|
||||
sim::{Simulation, time::SimDuration, vcd::VcdWriterDecls},
|
||||
util::RcWriter,
|
||||
};
|
||||
use std::num::NonZeroUsize;
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue