mirrors/z3
3
0
Fork 0
mirror of https://github.com/Z3Prover/z3 synced 2025-06-04 13:21:22 +00:00
Code Activity

fix #4834, regression after delay-propagating disequality axioms

Browse source 
Signed-off-by: Nikolaj Bjorner <nbjorner@microsoft.com>
This commit is contained in:
Nikolaj Bjorner 2020-11-29 19:43:37 -08:00
parent b7e1b1e118
commit 64af8981ba
1 changed files with 4 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/smt/theory_bv.cpp
View file

@ -1483,8 +1483,10 @@ namespace smt {
for (unsigned idx = 0; idx < sz; idx++) { for (unsigned idx = 0; idx < sz; idx++) {
literal bit1 = m_bits[v1][idx]; literal bit1 = m_bits[v1][idx];
literal bit2 = m_bits[v2][idx]; literal bit2 = m_bits[v2][idx];
CTRACE("bv_bug", bit1 == ~bit2, display_var(tout, v1); display_var(tout, v2); tout << "idx: " << idx << "\n";); if (bit1 == ~bit2) {
SASSERT(bit1 != ~bit2); add_new_diseq_axiom(v1, v2, idx);
return;
}
lbool val1 = ctx.get_assignment(bit1); lbool val1 = ctx.get_assignment(bit1);
lbool val2 = ctx.get_assignment(bit2); lbool val2 = ctx.get_assignment(bit2);
TRACE("bv", tout << "merge v" << v1 << " " << bit1 << ":= " << val1 << " " << bit2 << ":= " << val2 << "\n";); TRACE("bv", tout << "merge v" << v1 << " " << bit1 << ":= " << val1 << " " << bit2 << ":= " << val2 << "\n";);