yosys/tests/verilog/absurd_width.ys at ffe87fbb343d0925a65a12fde2be88a633306816 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00

Zachary Snow c18ddbcd82 verilog: impose limit on maximum expression width

Designs with unreasonably wide expressions would previously get stuck
allocating memory forever.

2021-03-04 15:20:52 -05:00

17 lines

293 B

Text

Raw Blame History

 logger -expect error "Expression width 1073741824 exceeds implementation limit of 16777216!" 1
 read_verilog <<EOF
 module top(
     input inp,
     output out
 );
     assign out =
         {1024 {
         {1024 {
         {1024 {
         inp
         }}
         }}
         }}
         ;
 endmodule
 EOF