mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 18:05:24 +00:00
21 lines
375 B
Plaintext
21 lines
375 B
Plaintext
#design should be loaded before executing
|
|
|
|
#high level synthesis
|
|
#################
|
|
#converting processes to cells
|
|
proc;
|
|
opt;
|
|
#converting pmux to mux
|
|
techmap -map techlibs/common/pmux2mux.v;
|
|
opt;
|
|
#converting asyn memory write to syn memory
|
|
memory_dff;
|
|
opt;
|
|
#flatten design
|
|
flatten;
|
|
opt;
|
|
#adding temporary wires for cell ports
|
|
scatter;
|
|
#writing btor
|
|
write_btor design.btor;
|