mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-29 04:39:02 +00:00
This does not correctly handle an `$overwrite_tag` on a module output, but since we currently require the user to flatten the design for cross-module dft, this cannot be observed from within the design, only by manually inspecting the signals in the design. |
||
---|---|---|
.. | ||
Makefile.inc | ||
muxpack.cc | ||
opt.cc | ||
opt_clean.cc | ||
opt_demorgan.cc | ||
opt_dff.cc | ||
opt_expr.cc | ||
opt_ffinv.cc | ||
opt_lut.cc | ||
opt_lut_ins.cc | ||
opt_mem.cc | ||
opt_mem_feedback.cc | ||
opt_mem_priority.cc | ||
opt_mem_widen.cc | ||
opt_merge.cc | ||
opt_muxtree.cc | ||
opt_reduce.cc | ||
opt_share.cc | ||
pmux2shiftx.cc | ||
rmports.cc | ||
share.cc | ||
wreduce.cc |