This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-11-10 08:02:02 +00:00
Code
Activity
ff10aeebd6
yosys
/
passes
History
Krystine Sherwin
3eeefd23e3
Typo fixup(s)
2024-03-18 11:09:23 +13:00
..
cmds
rename -witness: Bug fix and rename formal cells
2024-03-04 16:53:03 +01:00
equiv
equiv_simple: Take FFs into account for driver map
2024-02-21 12:05:52 +01:00
fsm
add option to fsm_detect to ignore self-resetting
2023-01-30 16:12:53 +01:00
hierarchy
hierarchy: Without a known top module, derive all deferred modules
2024-02-06 10:31:40 +01:00
memory
opt_mem, memory_*: Refuse to operate in presence of processes
2024-02-23 12:27:53 +01:00
opt
opt_mem, memory_*: Refuse to operate in presence of processes
2024-02-23 12:27:53 +01:00
pmgen
Typo fixup(s)
2024-03-18 11:09:23 +13:00
proc
Merge pull request
#4218
from kivikakk/proc_rom-actionless-switch
2024-02-19 16:21:40 +01:00
sat
Merge pull request
#3972
from nakengelhardt/celledges_shift_ops
2024-03-08 09:35:47 +01:00
techmap
Merge pull request
#4228
from povik/synth-inject
2024-03-11 14:55:45 +01:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00