mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-15 11:45:41 +00:00
14 lines
277 B
Systemverilog
14 lines
277 B
Systemverilog
module opt_compact_prefix_pack (
|
|
input logic [7:0] sig,
|
|
output logic [7:0] sig2
|
|
);
|
|
always_comb begin
|
|
sig2 = '0;
|
|
for (int I = 0, indx = 0; I < 8; I++) begin
|
|
if (sig[I]) begin
|
|
sig2[indx] = sig[I];
|
|
indx += 1;
|
|
end
|
|
end
|
|
end
|
|
endmodule
|