This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-11-04 13:29:12 +00:00
Code
Activity
fe2be07bc8
yosys
/
tests
/
arch
/
xilinx
History
Adrien Prost-Boucle
6bf7587338
URAM mapping : Add test for 2048 x 144b
2025-05-10 14:53:56 +02:00
..
.gitignore
abc9_dff.ys
add_sub.ys
adffs.ys
asym_ram_sdp.ys
asym_ram_sdp_read_wider.v
asym_ram_sdp_write_wider.v
attributes_test.ys
blockram.ys
bug1460.ys
bug1462.ys
bug1480.ys
bug1598.ys
bug1605.ys
bug3670.v
bug3670.ys
counter.ys
dffs.ys
dsp_abc9.ys
dsp_cascade.ys
dsp_fastfir.ys
dsp_simd.ys
fsm.ys
latches.ys
logic.ys
lutram.ys
macc.sh
macc.v
macc.ys
macc_tb.v
mul.ys
mul_unsigned.v
mul_unsigned.ys
mux.ys
mux_lut4.ys
nosrl.ys
opt_lut_ins.ys
pmgen_xilinx_srl.ys
priority_memory.v
URAM mapping : Add test for 2048 x 144b
2025-05-10 14:53:56 +02:00
priority_memory.ys
URAM mapping : Add test for 2048 x 144b
2025-05-10 14:53:56 +02:00
run-test.sh
shifter.ys
tribuf.sh
tribuf.ys
xilinx_dffopt.ys
xilinx_dffopt_blacklist.txt
xilinx_dsp.ys
xilinx_srl.v
xilinx_srl.ys