3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-27 06:26:36 +00:00
yosys/techlibs/ecp5
Larry Doolittle ebe9351f82 Fix 7 instances of add_share_file to add_gen_share_file
in techlibs/ecp5/Makefile.inc to permit out-of-tree builds
2018-12-29 12:53:12 +01:00
..
.gitignore
arith_map.v
bram.txt
brams_connect.py
brams_init.py
brams_map.v ecp5: Disable LSR inversion 2018-10-16 12:48:39 +01:00
cells_bb.v ecp5: Add 'fake' DCU parameters 2018-11-09 18:25:42 +00:00
cells_map.v ecp5: Disable LSR inversion 2018-10-16 12:48:39 +01:00
cells_sim.v ecp5: Adding some blackbox cells 2018-11-07 14:56:38 +00:00
dram.txt
drams_map.v
latches_map.v ecp5: Add latch inference 2018-10-19 15:16:40 +01:00
Makefile.inc Fix 7 instances of add_share_file to add_gen_share_file 2018-12-29 12:53:12 +01:00
synth_ecp5.cc ecp5: Add DSP blackboxes 2018-10-21 19:27:02 +01:00