3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-09 11:52:23 +00:00
yosys/techlibs/common
Clifford Wolf c4b8575f43 Add "wreduce -keepdc", fixes #1016
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-05-20 15:36:13 +02:00
..
.gitignore
adff2dff.v
cellhelp.py
cells.lib
cmp2lut.v cmp2lut: new techmap pass. 2019-01-02 07:53:31 +00:00
dff2ff.v
gate2lut.v
Makefile.inc cmp2lut: new techmap pass. 2019-01-02 07:53:31 +00:00
pmux2mux.v
prep.cc Add "wreduce -keepdc", fixes #1016 2019-05-20 15:36:13 +02:00
simcells.v
simlib.v Improve $specrule interface 2019-04-23 22:57:10 +02:00
synth.cc Run "peepopt" in generic "synth" pass and "synth_ice40" 2019-04-30 08:10:37 +02:00
techmap.v