3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-27 17:42:47 +00:00
yosys/passes/techmap
2020-04-02 07:14:08 -07:00
..
.gitignore Renamed "stdcells.v" to "techmap.v" 2014-07-31 02:32:00 +02:00
abc.cc abc: add abc.debug scratchpad option 2020-03-06 10:09:01 -08:00
abc9.cc Add ScriptPass::run_nocheck and use for abc9 2020-03-09 14:34:22 +00:00
abc9_exe.cc abc9: cleanup 2020-02-10 10:17:23 -08:00
abc9_ops.cc abc9: for sccs, create a new wire instead of using entirety of existing 2020-03-06 10:30:07 -08:00
aigmap.cc Add -select option to aigmap 2019-09-30 15:26:29 -07:00
alumacc.cc alumacc: undo accidental commit 2020-01-22 20:54:03 -08:00
attrmap.cc
attrmvcp.cc
clkbufmap.cc kernel: use more ID::* 2020-04-02 07:14:08 -07:00
deminout.cc deminout: Don't demote inouts with unused bits 2020-03-04 18:44:38 +00:00
dff2dffe.cc
dff2dffs.cc
dffinit.cc
dfflibmap.cc
dffsr2dff.cc
extract.cc
extract_counter.cc extract_counter: Implement extracting up counters 2020-02-17 03:08:52 -08:00
extract_fa.cc
extract_reduce.cc kernel: SigSpec use more const& + overloads to prevent implicit SigSpec 2020-03-13 08:17:39 -07:00
extractinv.cc
filterlib.cc
flowmap.cc kernel: SigSpec use more const& + overloads to prevent implicit SigSpec 2020-03-13 08:17:39 -07:00
hilomap.cc Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
insbuf.cc kernel: use more ID::* 2020-04-02 07:14:08 -07:00
iopadmap.cc iopadmap: Attempt to give new wires/cells meaningful names 2020-03-22 23:01:09 +01:00
libparse.cc
libparse.h
lut2mux.cc
maccmap.cc
Makefile.inc abc9: restore ability to use ABCEXTERNAL 2020-01-30 15:12:43 -05:00
muxcover.cc
nlutmap.cc
pmuxtree.cc
shregmap.cc
simplemap.cc
simplemap.h
techmap.cc Merge pull request #1845 from YosysHQ/eddie/kernel_speedup 2020-04-02 07:13:33 -07:00
tribuf.cc tribuf: set scratchpad boolean 'tribuf.added_something' 2019-12-12 14:32:29 -08:00
zinit.cc