3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-06 10:25:22 +00:00
yosys/tests/techmap
Marcin Kościelnicki 2abe38e73e
iopadmap: Refactor and fix tristate buffer mapping. (#1527)
The previous code for rerouting wires when inserting tristate buffers
was overcomplicated and didn't handle all cases correctly (in
particular, only cell connections were rewired — internal connections
were not).
2019-12-04 08:44:08 +01:00
..
.gitignore
aigmap.ys
autopurge.ys
clkbufmap.ys
dff2dffs.ys
extractinv.ys
iopadmap.ys iopadmap: Refactor and fix tristate buffer mapping. (#1527) 2019-12-04 08:44:08 +01:00
mem_simple_4x1_cells.v
mem_simple_4x1_map.v
mem_simple_4x1_runtest.sh
mem_simple_4x1_tb.v
mem_simple_4x1_uut.v
recursive.v
recursive_map.v
recursive_runtest.sh
run-test.sh
techmap_replace.ys
wireinit.ys