mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-14 12:58:45 +00:00
8 lines
103 B
Verilog
8 lines
103 B
Verilog
module test (out, vout);
|
|
output out;
|
|
output [7:0] vout;
|
|
|
|
assign out = 1'b1;
|
|
assign vout = 9;
|
|
endmodule
|