yosys/tests/hana/test_simulation_sop_basic_8_test.v at fbd06a1afcef77e32b1fbe6405f1e639995d2fa5 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-14 12:58:45 +00:00

Clifford Wolf 7764d0ba1d initial import

2013-01-05 11:13:26 +01:00

4 lines

54 B

Verilog

Raw Blame History

	`module test(output out);`
	`assign out = 1'b0;`
	`endmodule`