mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
5 lines
82 B
Verilog
5 lines
82 B
Verilog
module test (A, Y);
|
|
input [6:0] A;
|
|
output Y;
|
|
assign Y = |A;
|
|
endmodule
|