mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
3 lines
118 B
Verilog
3 lines
118 B
Verilog
module AND(input [7:0] A, B, output [7:0] Y);
|
|
ALU #(.MODE("AND")) _TECHMAP_REPLACE_ (.A(A), .B(B), .Y(Y));
|
|
endmodule
|