mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
17 lines
366 B
Text
17 lines
366 B
Text
read_verilog test_arith.v
|
|
synth_ice40
|
|
rename test gate
|
|
|
|
read_verilog test_arith.v
|
|
rename test gold
|
|
|
|
miter -equiv -flatten -make_outputs gold gate miter
|
|
sat -verify -prove trigger 0 -show-ports miter
|
|
|
|
synth_ice40 -top gate
|
|
|
|
read_verilog test_arith.v
|
|
rename test gold
|
|
|
|
miter -equiv -flatten -make_outputs gold gate miter
|
|
sat -verify -prove trigger 0 -show-ports miter
|