mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-11 11:43:38 +00:00
7 lines
151 B
Plaintext
7 lines
151 B
Plaintext
read_verilog memory.v
|
|
synth_ice40
|
|
cd top
|
|
select -assert-count 1 t:SB_RAM40_4K
|
|
select -assert-none t:SB_RAM40_4K %% t:* %D
|
|
write_verilog memory_synth.v
|