mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-16 17:29:03 +00:00
Code Activity
yosys/frontends/verilog
History
Clifford Wolf fb7f02be55 New behavior for front-end handling of whiteboxes 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-04-20 22:24:50 +02:00
..
.gitignore
const2ast.cc
Makefile.inc Build Verilog parser with -DYYMAXDEPTH=100000, fixes #906 2019-03-29 16:32:44 +01:00
preproc.cc Support SystemVerilog `` extension for macros 2018-05-17 00:09:56 -04:00
verilog_frontend.cc New behavior for front-end handling of whiteboxes 2019-04-20 22:24:50 +02:00
verilog_frontend.h New behavior for front-end handling of whiteboxes 2019-04-20 22:24:50 +02:00
verilog_lexer.l
verilog_parser.y New behavior for front-end handling of whiteboxes 2019-04-20 22:24:50 +02:00