This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-15 05:18:45 +00:00
Code
Activity
f950a7a75d
yosys
/
examples
/
intel
/
MAX10
History
Ben Widawsky
f950a7a75d
intel_synth: Small code cleanup to remove if ladder
...
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
2019-07-18 17:06:12 +01:00
..
run_max10
intel_synth: Small code cleanup to remove if ladder
2019-07-18 17:06:12 +01:00
runme_postsynth
Add initial support for both MAX10 and Cyclone IV (E|GX) FPGAs
2017-04-05 23:01:29 -05:00
sevenseg.v
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
top.v
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00