mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-27 09:49:25 +00:00
Refer to the SMT-LIB specification, section 4.1.7. According to the spec, some options can only be specified in `start` mode. Once the solver sees `set-logic`, it moves to `assert` mode. |
||
|---|---|---|
| .. | ||
| .gitignore | ||
| example.v | ||
| example.ys | ||
| Makefile.inc | ||
| smt2.cc | ||
| smtbmc.py | ||
| smtio.py | ||
| test_cells.sh | ||