mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-15 03:35:40 +00:00
Code Activity
yosys/techlibs/intel
History
Emil J. Tywoniak 19a4c29a0e Revert "intel: register bram celltypes" 
This reverts commit 16785a7f75af3a9d7be9f6450edbb927ce873d4a.
2026-05-22 18:40:16 +02:00
..
common Fixed data/address width parameters 2024-03-06 02:45:07 +01:00
cyclone10lp
cycloneiv
cycloneive
max10 Removed SystemVerilog module end label 2024-03-19 01:31:36 +01:00
Makefile.inc
synth_intel.cc Revert "intel: register bram celltypes" 2026-05-22 18:40:16 +02:00