3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-31 11:23:57 +00:00
yosys/techlibs/common
2021-10-02 21:01:21 +02:00
..
.gitignore
abc9_map.v
abc9_model.v
abc9_unmap.v
adff2dff.v
cellhelp.py
cells.lib
cmp2lcu.v
cmp2lut.v
dff2ff.v
gate2lut.v
gen_fine_ffs.py Add $aldff and $aldffe: flip-flops with async load. 2021-10-02 18:12:52 +02:00
Makefile.inc
mul2dsp.v Fix files with CRLF line endings 2021-06-09 12:16:33 +02:00
pmux2mux.v
prep.cc
simcells.v Add $aldff and $aldffe: flip-flops with async load. 2021-10-02 18:12:52 +02:00
simlib.v Add $aldff and $aldffe: flip-flops with async load. 2021-10-02 18:12:52 +02:00
synth.cc
techmap.v Hook up $aldff support in various passes. 2021-10-02 21:01:21 +02:00