yosys/tests/verilog/signed_concat.ys at f55fbb5803deca7b19e19162c4e83cb31cb977a6 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-10-09 17:31:59 +00:00

Zachary Snow f55fbb5803 verilog: indirect AST_CONCAT and AST_TO_UNSIGNED port connections

- AST_CONCAT and AST_TO_UNSIGNED are always unsigned, but may generate
  RTLIL that exclusively reference a signed wire.
- AST_CONCAT may also contain a memory write.

2025-09-23 15:04:09 +02:00

7 lines

118 B

Text

Raw Blame History

 read_verilog signed_concat.v
 hierarchy
 proc
 flatten gate
 equiv_make gold gate equiv
 equiv_simple
 equiv_status -assert