mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
550310e264
This commit:
* renames all remaining instances of "DRAM" (which is ambiguous)
to "LUTRAM" (which is not), finishing the work started in
the commit 698ab9be;
* renames memory rule files to brams.txt/lutrams.txt;
* adds/renames script labels map_bram/map_lutram;
* extracts where necessary script labels map_ffram and map_gates;
* adds where necessary options -nobram/-nolutram.
The end result is that BRAM/LUTRAM/FFRAM aspects of every target
are now consistent with each other.
Per architecture:
* anlogic: rename drams.txt→lutrams.txt, add -nolutram, add
:map_lutram, :map_ffram, :map_gates
* ecp5: rename bram.txt→brams.txt, lutram.txt→lutrams.txt
* efinix: rename bram.txt→brams.txt, add -nobram, add :map_ffram,
:map_gates
* gowin: rename bram.txt→brams.txt, dram.txt→lutrams.txt,
rename -nodram→-nolutram (-nodram still recognized), rename
:bram→:map_bram, :dram→:map_lutram, add :map_ffram, :map_gates
32 lines
628 B
Verilog
32 lines
628 B
Verilog
module \$__GW1NR_RAM16S4 (CLK1, A1ADDR, A1DATA, A1EN, B1ADDR, B1DATA, B1EN);
|
|
parameter CFG_ABITS = 4;
|
|
parameter CFG_DBITS = 4;
|
|
|
|
parameter [63:0] INIT = 64'bx;
|
|
input CLK1;
|
|
|
|
input [CFG_ABITS-1:0] A1ADDR;
|
|
output [CFG_DBITS-1:0] A1DATA;
|
|
input A1EN;
|
|
|
|
input [CFG_ABITS-1:0] B1ADDR;
|
|
input [CFG_DBITS-1:0] B1DATA;
|
|
input B1EN;
|
|
|
|
`include "brams_init3.vh"
|
|
|
|
RAM16S4
|
|
#(.INIT_0(INIT_0),
|
|
.INIT_1(INIT_1),
|
|
.INIT_2(INIT_2),
|
|
.INIT_3(INIT_3))
|
|
_TECHMAP_REPLACE_
|
|
(.AD(B1ADDR),
|
|
.DI(B1DATA),
|
|
.DO(A1DATA),
|
|
.CLK(CLK1),
|
|
.WRE(B1EN));
|
|
|
|
|
|
endmodule
|