mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 17:44:09 +00:00
6 lines
145 B
Verilog
6 lines
145 B
Verilog
// ---------------------------------------
|
|
|
|
module \$__ABC9_DPR16X4_COMB (input [3:0] $DO, RAD, output [3:0] DO);
|
|
assign DO = $DO;
|
|
endmodule
|