mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-15 19:55:41 +00:00
Code Activity
yosys/tests
History
Andreas Wendleder f2d648e499
autoname: avoid O(iterations x module size) full rescan 
AutonamePass rescanned every selected cell/wire from scratch on every
iteration, and naming only propagates one hop per iteration, so cost
scaled with O(iterations x module_size). On a large, fully flattened
netlist with long dependency chains this meant multi-hour runtime and
40+ GB RSS. Likely the same issue as #5394, #4509 and #2816.

Replace the full-rescan loop with a ModuleAutonamer that keeps a
persistent worklist and only recomputes an object's proposal when a
direct neighbor was just renamed, using precomputed adjacency. Same
round-by-round batching as before, so the final naming is unchanged.

Adds tests/various/autoname_scaling.sh, which checks a 10000-cell
propagation chain still autonames within a time budget the old
algorithm could not meet.
2026-07-09 11:22:32 +02:00
..
aiger Do not use Makefile.conf 2026-05-19 14:29:06 +02:00
alumacc Use generic testing on few more places 2026-04-16 11:00:44 +02:00
arch Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
arith_tree End of file fix 2026-06-23 07:23:41 +02:00
asicworld Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
bind Use generic testing on few more places 2026-04-16 11:00:44 +02:00
blif Cleanup 2026-04-16 11:00:44 +02:00
bram End of file fix 2026-06-23 07:23:41 +02:00
bugpoint Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
check_mem tests/check_mem: Drop unused init check 2026-05-30 11:06:11 +12:00
cxxrtl Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
errors End of file fix 2026-06-23 07:23:41 +02:00
fmt Cleanup 2026-04-16 11:00:44 +02:00
fsm Did share, opt_share and fsm 2026-04-16 11:00:44 +02:00
functional Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
hana Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
liberty Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
lut Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
memfile Update CI scripts for CMake 2026-06-03 08:58:11 +00:00
memlib Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
memories Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
opt Merge pull request #5842 from YosysHQ/nella/opt_dff_elim_improvements 2026-07-06 12:02:50 +00:00
opt_share Did share, opt_share and fsm 2026-04-16 11:00:44 +02:00
peepopt Converted some more 2026-04-16 11:00:44 +02:00
proc Fixup issue test. 2026-06-15 16:23:44 +02:00
pyosys End of file fix 2026-06-23 07:23:41 +02:00
realmath Cleanup 2026-04-16 11:00:44 +02:00
rpc Make out of tree build testing possible 2026-05-19 14:26:07 +02:00
rtlil End of file fix 2026-06-23 07:23:41 +02:00
sat Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
sdc Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
select Converted some more 2026-04-16 11:00:44 +02:00
share Did share, opt_share and fsm 2026-04-16 11:00:44 +02:00
sim Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
simple End of file fix 2026-06-23 07:23:41 +02:00
simple_abc9 Convert autotest script wrapper 2026-04-16 11:00:44 +02:00
smv End of file fix 2026-06-23 07:23:41 +02:00
sva End of file fix 2026-06-23 07:23:41 +02:00
svinterfaces Cleanup 2026-04-16 11:00:44 +02:00
svtypes Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
techmap Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
tools End of file fix 2026-06-23 07:23:41 +02:00
unit Remove old Makefile and fix documentation 2026-06-15 15:25:58 +02:00
various autoname: avoid O(iterations x module size) full rescan 2026-07-09 11:22:32 +02:00
verific Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
verilog Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
vloghtb End of file fix 2026-06-23 07:23:41 +02:00
write_verilog tests: Add mixed_upto write_verilog test 2026-06-19 11:20:01 +12:00
xprop Update CI scripts for CMake 2026-06-03 08:58:11 +00:00
.gitignore Save results, and create summary and report 2026-04-16 11:00:44 +02:00
common.mk Add VERBOSE (and V) option to Makefiles 2026-06-15 14:48:11 +02:00
gen_tests_makefile.py Add VERBOSE (and V) option to Makefiles 2026-06-15 14:48:11 +02:00
Makefile tests: Add mixed_upto write_verilog test 2026-06-19 11:20:01 +12:00
pass-fuzzing.md Remove trailing whitespaces 2026-06-23 07:24:59 +02:00