mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	
				The former prefix does not need to be escaped in Verilog, unlike the latter, and the Yosys convention is to use the former.  | 
			||
|---|---|---|
| .. | ||
| cxxrtl.cc | ||
| cxxrtl.h | ||
| Makefile.inc | ||