yosys/tests/verilog/constparser_f_file.sv

mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 19:52:31 +00:00
module test (y);
    output signed [2:0] y = 1'bf;
endmodule
	`module test (y);`
	`output signed [2:0] y = 1'bf;`
	`endmodule`