mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 19:52:31 +00:00
41 lines
944 B
Verilog
41 lines
944 B
Verilog
//-----------------------------------------------------
|
|
// This is simple parity Program
|
|
// Design Name : parity
|
|
// File Name : parity.v
|
|
// Function : This program shows how a verilog
|
|
// primitive/module port connection are done
|
|
// Coder : Deepak
|
|
//-----------------------------------------------------
|
|
module parity (
|
|
a , // First input
|
|
b , // Second input
|
|
c , // Third Input
|
|
d , // Fourth Input
|
|
y // Parity output
|
|
);
|
|
|
|
// Input Declaration
|
|
input a ;
|
|
input b ;
|
|
input c ;
|
|
input d ;
|
|
// Ouput Declaration
|
|
output y ;
|
|
// port data types
|
|
wire a ;
|
|
wire b ;
|
|
wire c ;
|
|
wire d ;
|
|
wire y ;
|
|
// Internal variables
|
|
wire out_0 ;
|
|
wire out_1 ;
|
|
|
|
// Code starts Here
|
|
xor u0 (out_0,a,b);
|
|
|
|
xor u1 (out_1,c,d);
|
|
|
|
xor u2 (y,out_0,out_1);
|
|
|
|
endmodule // End Of Module parity
|