mirror of
https://github.com/YosysHQ/yosys
synced 2026-08-14 09:55:37 +00:00
3 lines
66 B
Verilog
3 lines
66 B
Verilog
module top(input x, output y);
|
|
top top_i(.x(x), .y(y));
|
|
endmodule
|