3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-03-02 19:56:57 +00:00
yosys/tests/liberty/semicolextra.lib.verilogsim.ok

12 lines
187 B
Text

module DFF (D, CK, Q);
reg IQ, IQN;
input D;
input CK;
output Q;
always @(posedge CK) begin
IQ <= D;
end
always @(posedge CK) begin
IQN <= ~(D);
end
endmodule